Show HN: FPGA design acceleration – idiomatic Python to synthesizable Verilog

27 June 2026 at 16:47 CEST