News/Show HN: FPGA design acceleration – idiomatic Py…
SatelightUnresolved

Show HN: FPGA design acceleration – idiomatic Python to synthesizable Verilog

Read full release on Satelight
  • Zubax
Show HN: FPGA design acceleration – idiomatic Python to synthesizable Verilog